
143A: Principles of Operating Systems

Lecture 5: Address translation

Anton Burtsev October, 2017

Two programs one memory






Very much like car sharing



What are we aiming for?


- Illusion of a private address space
 - Identical copy of an address space in multiple programs
 - Remember fork()?
 - Simplifies software architecture
 - One program is not restricted by the memory layout of the others

Two processes, one memory?



Memory


Two processes, one memory?




This is called segmentation

All addresses are logical address

- They consist of two parts
 - Segment selector (16 bit) + offset (32 bi




- Segment selector (16 bit)
 - Is simply an index into an array (Descriptor Table)
 - That holds segment descriptors
 - Base and limit (size) for each segment



Elements of that array are segment descriptors

- Base address
 - 0 4 GB
- Limit (size)
 - 0-4 GB
- Access rights
 - Executable, readable, writable
 - Privilege level (0 3)




Segment descriptors

31	24 23	22 2	21 20	19	16 15	14 13	12	11 8	7	0
Base 31:24	G	D / B	L A V L	Seg. Limit 19:16	Ρ	D P L	s	Туре	Base 23:1	6 4


31 16	S 15 0)
Base Address 15:00	Segment Limit 15:00	0

- L 64-bit code segment (IA-32e mode only)
- AVL Available for use by system software
- BASE Segment base address
- D/B Default operation size (0 = 16-bit segment; 1 = 32-bit segment)
- DPL Descriptor privilege level
- G Granularity
- LIMIT Segment Limit
- P Segment present
- S Descriptor type (0 = system; 1 = code or data)
- TYPE Segment type


• Offsets into segments (x in our example) or "Effective addresses" are in registers




- Logical addresses are translated into physical
 - Effective address + DescriptorTable[selector].Base




- Logical addresses are translated into physical
 - Effective address + DescriptorTable[selector].Base




- Logical addresses are translated into physical
 - Effective address + DescriptorTable[selector].Base




- Logical addresses are translated into physical
 - Effective address + DescriptorTable[selector].Base



Same picture



- Offsets (effective addresses) are in registers
 - Effective address + DescriptorTable[selector].Base
 - But where is the selector?



Right! Segment registers

- Hold 16 bit segment selectors
 - Pointers into a special table
 - Global or local descriptor table
- Segments are associated with one of three types of storage
 - Code
 - Data
 - Stack

Programming model

- Segments for: code, data, stack, "extra"
 - A program can have up to 6 total segments
 - Segments identified by registers: cs, ds, ss, es, fs, gs
- Prefix all memory accesses with desired segment:
 - mov eax, ds:0x80 (load offset 0x80 from data into eax)
 - jmp cs:0xab8 (jump execution to code offset 0xab8)
 - mov ss:0x40, ecx (move ecx to stack offset 0x40)

Segmented programming (not real)

- static int x = 1; int y; // stack if (x) { y = 1; printf ("Boo"); } else
 - y = 0;

ds:x = 1; // data
ss:y; // stack
if (ds:x) {
 ss:y = 1;
 cs:printf(ds:"Boo");
} else
 ss:y = 0;

Programming model, cont.

- This is cumbersome, so infer code, data and stack segments by instruction type:
 - Control-flow instructions use code segment (jump, call)
 - Stack management (push/pop) uses stack
 - Most loads/stores use data segment
- Extra segments (es, fs, gs) must be used explicitly

Code segment

- Code
 - CS register
 - EIP is an offset inside the segment stored in CS
- Can only be changed with
 - procedure calls,
 - interrupt handling, or
 - task switching


Data segment

- Data
 - DS, ES, FS, GS
 - 4 possible data segments can be used at the same time


Stack segment

- Stack
 - SS
- Can be loaded explicitly
 - OS can set up multiple stacks
 - Of course, only one is accessible at a time


Segmentation is ok... but




What if process needs more memory?




What if process needs more memory?



You can relocate P2



Or even swap it out to disk





Problems with segments

- But it's inefficient
 - Relocating or swapping the entire process takes time
- Memory gets fragmented
 - There might be no space (gap) for the swapped out process to come in
 - Will have to swap out other processes

Paging

Pages










Pages




Paging idea


- Break up memory into 4096-byte chunks called pages
 - Modern hardware supports 2MB, 4MB, and 1GB pages
- Independently control mapping for each page of linear address space

- Compare with segmentation (single base + limit)
 - many more degrees of freedom

Page translation



Page translation



Page directory entry (PDE)

31 30 2	9 2	8 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
					Ado	dres	s of	pag	je ta	ble			Į						Igno	ored	Į	<u>0</u>	l g n	A	P C D	PW T	U / S	R / W	1	PDE: page table


- 20 bit address of the page table
 - Pages 4KB each, we need 1M to cover 4GB
- R/W writes allowed?
 - To a 4MB region controlled by this entry
- U/S user/supervisor
 - If 0 user-mode access is not allowed
- A accessed

Page table entry (PTE)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	11 10 9	8	7	6	5	4	3	2	1	0	
Address of 4KB page frame	Ignored	G	P A T	D	A	P C D	PW T	U / S	R / W	1	PTE: 4KB page

- 20 bit address of the 4KB page
 - Pages 4KB each, we need 1M to cover 4GB
- R/W writes allowed?
 - To a 4KB page
- U/S user/supervisor
 - If 0 user-mode access is not allowed
- A accessed
- D dirty software has written to this page

Page translation



Back of the envelope

- If a page is 4K and an entry is 4 bytes, how many entries per page?
 - 1k
- How large of an address space can 1 page represent?
 - 1k entries * 1page/entry * 4K/page = 4MB
- How large can we get with a second level of translation?
 - 1k tables/dir * 1k entries/table * 4k/page = 4 GB
 - Nice that it works out that way!